Astera Labs
The Senior DFT Engineer will design, implement, and validate design‑for‑test solutions for complex SoCs, collaborating with RTL, physical design, verification, and product engineering teams to ensure high test coverage and silicon reliability. The role involves developing DFT architectures, integrating DFT logic, generating ATPG patterns, analyzing coverage, and supporting silicon validation and yield improvement.
Headquarters
Santa Clara, California, United States
Company Size
201-500 employees
Founded
2017
Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Astera Labs.
Astera Labs didn’t post a salary, so this is our estimate from similar listings.
21% below the average for this role
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago