powerlattice
Powerlattice is seeking a Senior Digital Design Engineer to design and implement complex digital systems and SoC components. The role involves owning functional blocks from microarchitecture through RTL development, integration, and implementation while collaborating with verification, physical design, and DFT teams. The ideal candidate is passionate about digital design and thrives in a collaborative startup environment.
Company Size
1-10 employees
PowerLattice is a hardware company focused on AI-ready power delivery. They reimagine power delivery for next-generation AI accelerators with the industry’s first power delivery chiplet. Their approach aims to enable scalable, efficient power architectures that optimize performance for AI workloads. In short, PowerLattice provides innovative power infrastructure components designed for high-performance AI hardware.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for powerlattice.
Right around the average for this role
PMTS Digital Design Engineer
GlobalFoundries
RTL Design / Microarchitecture Engineer
Bolt Graphics
RTL Design / Microarchitecture Engineer
Bolt Graphics
Digital Design Engineer, DMTS/SMTS/MTS (Evergreen)
Micron Technology
PMTS Digital Design Engineer
GlobalFoundries
Senior Staff/Principal Engineer, Digital Design (Power & Analog ICs)
Renesas 瑞萨电子