Senior PD Engineer : Synthesis & STA

The Senior PD Engineer will own end-to-end logic synthesis and quality sign‑off for key ASIC/SoC blocks, collaborating closely with RTL designers to optimize netlists for area, power, and performance. The role also involves guiding RTL coding practices, performing timing analysis, and gradually expanding into physical implementation tasks such as place and route and full‑chip timing convergence.