Altera
The Director, STA & PD Closure leads end‑to‑end static timing analysis and physical design closure for complex SoC/ASIC projects at advanced nodes. This senior technical leader drives timing and tapeout readiness, collaborates across RTL, synthesis, place‑and‑route, and verification teams, and mentors a team of STA/PD engineers.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Altera didn’t post a salary, so this is our estimate from similar listings.
Senior STA Engineer
Astera Labs
Synthesis & STA Engineer – High-Speed SerDes
Astera Labs
ASIC IP STA Engineer
Micron Technology
Staff Engineer - STA
NXP Semiconductors
Implementation Timing Sta Design Engineer San Diego California United States Of America
Qualcomm Incorporated
Static Timing Analysis (STA) Engineer
Micron Technology