Astera Labs
A Senior Principal Validation Engineer at Astera Labs leads post‑silicon validation and characterization efforts for mixed‑signal designs, ensuring silicon meets performance, reliability, and specification targets. The role partners with cross‑functional teams to translate architectural goals into measurable validation outcomes and to influence product direction. This position is based in San Jose and requires on‑site presence.
Headquarters
Santa Clara, California, United States
Company Size
201-500 employees
Founded
2017
Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Astera Labs.
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago
Senior Mixed-Signal Post-Silicon Validation Engineer
K2 Space
Staff Post Silicon Electrical Validation Engineer
Renesas 瑞萨电子
Coherent RF Architect
oraclecloudinfrastructure
Senior Mixed Signal Design Validation Engineer
NVIDIA
Post Silicon Validation Engineer
Renesas 瑞萨电子
System Validation and Signal Integrity Engineer
Broadcom