Senior Silicon Validation Methodology Engineer for Clocking and High-Speed I/O

This role involves owning the definition and first-use of clocking and high-speed I/O functional validation methodology for products across GPU, SOC, and CPU. The position requires driving cross-functional collaboration to ensure robust methodology orchestration and alignment with validation design requirements. It also focuses on continuous improvement by creating and standardizing automated tools and scripts to enhance validation efficiency and coverage.