Senior STA Timing Engineer

The Senior STA Timing Engineer plays a pivotal role in developing and validating timing constraints to ensure the accuracy and reliability of advanced chip designs. This position involves creating and validating timing constraints at various levels, performing quality checks, and enhancing methodologies to streamline static timing analysis workflows. The role requires collaboration with cross-functional teams to resolve timing and design flow issues, ensuring compliance and accuracy across all design stages.