Sr Staff Engineer, STA

Renesas is seeking a seasoned Backend Design Expert specializing in Static Timing Analysis and Logic Synthesis to own RTL-to-gate conversion, constraint development, and timing closure for high‑performance, low‑power chips. The role involves hierarchical synthesis, STA across multi‑mode/corner scenarios, low‑power implementation, and scripting automation, while collaborating with cross‑functional teams.