ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Renesas 瑞萨电子
This role involves defining and developing physical design methodologies for advanced System-on-Chips (SoCs) and Microcontrollers (MCUs) on geometry nodes ranging from 3nm to 22nm. The incumbent collaborates with cross-functional teams and EDA vendors to manage flows, resolve blocking issues, and implement automation using scripting languages to ensure timing and physical convergence.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商，瑞萨电子通过提供可靠的创新嵌入式设计，与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
21% below the average for this role
Physical Design Engineer (PnR / PPA / Timing Closure)
Wipro
ASIC Static Timing and Synthesis Engineers (00005)
22nd Century Technologies, Inc.
Physical Design Engineer
marvellsemiconductor.com
Senior Full Chip Layout And Physical Verification Cad Engineer Israel Yokneam
NVIDIA
Principal Physical Design Engineer United States Washington Redmond
Microsoft
Staff Engineer, Physical Design
marvellsemiconductor.com