Staff Engineer, STA and Synthesis

The Static Timing Analysis (STA) Engineer ensures robust timing closure and signoff readiness for block- and full-chip semiconductor designs across various modes and corners. This role involves developing and validating timing constraints, performing detailed setup and hold analysis, and collaborating with cross-functional teams to drive optimizations through tapeout. The engineer utilizes industry-standard tools to analyze variations and resolve timing violations autonomously.