Kandou
Kandou is seeking a highly experienced STA/Timing Engineer to join their team in the UK. The role involves working closely with design teams to ensure high-volume silicon production through timing constraints development, validation, and sign-off, primarily at block and chip levels.
Kandou AI develops revolutionary Copper MIMO (Chord Signaling) interconnect technology that unlocks the full potential of copper links for AI infrastructure. Their technology reimagines how memory, compute, and rack-scale connectivity work together, delivering over 10X lower cost, 3X lower power, and 8X more scale compared to traditional approaches. Kandou's products span PCIe retimers, USB4 retimers, PCIe switches, and chiplet interconnect IP targeting AI inference, CXL memory platforms, and high-speed networking applications.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Kandou.
Kandou didn’t post a salary, so this is our estimate from similar listings.
44% above the average for this role
STA Engineer
Qualcomm Incorporated
SoC Static Timing Analysis Engineer
NXP Semiconductors
Static Timing Analysis Design Engineer / Physical Design
NXP Semiconductors
Staff Engineer, STA and Synthesis
Renesas 瑞萨电子
Principal Engineer, ASIC Design/Implementation - LEC/STA/Power Analysis
marvellsemiconductor.com
Static Timing Analysis (STA) Engineer
Micron Technology