Ranovus
The System Verification Engineer develops and runs behavioral simulations and control verification tests for Ranovus' Odin optical engine, creating SystemVerilog models and testbenches to validate control state machines, bring-up sequences, and link training algorithms before silicon availability. The role collaborates with ASIC, firmware, and verification teams to ensure pre‑silicon firmware validation and model accuracy across various conditions.
Ranovus architects optical infrastructure for AI, delivering silicon photonics-based co-packaged optics (CPO) and near-package optics (NPO) designed for XPU and switch architectures in large-scale AI compute clusters. The company's platform combines proprietary Quantum Dot and Quantum Well Lasers, RAMZI Modulators, and monolithic integration to achieve multi-terabit optical engines with industry-leading power efficiency and shoreline density. Ranovus operates an end-to-end engagement model spanning silicon photonics design, semiconductor foundry collaboration, advanced packaging, and high-volume manufacturing to accelerate hyperscaler adoption.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Ranovus.
Ranovus didn’t post a salary, so this is our estimate from similar listings.
7% below the average for this role
Staff Engineer Asic Ams Verification Bengaluru Karnataka India
Micron Technology
Staff Asic Ip Block Subsystem Design Verification Engineer Hyderabad Telangana India
Micron Technology
Verification Engineer
Silicon Labs
Design Verification Engineer (Silicon Engineering)
SpaceX
Mixed Signal Verification Engineer
Analog Devices Inc.
Experienced ASIC Verification Engineer
Sandisk