Verification Engineer

This role involves planning and executing complex design IP verification, creating constrained-random environments using SystemVerilog and UVM, and debugging test failures to ensure functional correctness. The position requires collaboration with cross-functional teams to deliver products with key differentiators and engage in chip bring-up activities. Candidates must hold a relevant degree and possess significant technical engineering experience in pre-silicon verification.