Riverlane
The Verification / Senior Verification Engineer at Riverlane will own the end-to-end verification process for high-performance, trusted systems, collaborating with designers and architects to define verification plans and strategies. This role involves developing scalable testbenches, implementing test strategies, and maintaining the design verification environment to ensure system quality and reliability. The position offers visibility across the entire technology stack and the opportunity to learn about quantum error correction.
Headquarters
London, England, United Kingdom
Company Size
51-200 employees
Founded
2016
Riverlane is a company focused on advancing quantum computing technology. They specialize in developing software solutions aimed at making quantum computers practical and accessible for various applications. By utilizing advanced algorithms and machine learning techniques, Riverlane aims to accelerate the commercialization of quantum technologies and enable businesses to harness the power of quantum computing for their specific needs.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Riverlane.
Riverlane didn’t post a salary, so this is our estimate from similar listings.
26% below the average for this role
Digital Verification Engineer
Ciena
Senior Hardware Verification Engineer
Qualcomm Incorporated
Senior Hardware Verification Engineer
Qualcomm Incorporated
Senior ASIC/SoC Verification Architect
HCL Group
Principal Engineer - IP Design Verification
Renesas 瑞萨电子
Verification Planning & Execution
NXP Semiconductors