Hewlett Packard Enterprise
An ASIC Design Engineer at HPE's HPE-Juniper division architect and develop block-level verification environments using SystemVerilog and UVM for next-generation network access solutions. The role focuses on verifying large ASIC blocks through code and functional coverage analysis before tape-out while collaborating with logic designers and software developers to resolve bugs. Engineers will utilize front-end simulation tools and scripting languages to improve verification infrastructure for faster, denser systems.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
Hewlett Packard Enterprise didn’t post a salary, so this is our estimate from similar listings.
17% below the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Principal ASIC Design Verification Engineer
K2 Space
Senior ASIC Design Verification Engineer
K2 Space
Principal ASIC Design Verification Engineer
K2 Space
ASIC Design Verification Engineer
Broadcom
ASIC/SoC Verification Engineer
HCL Group
Staff Engineer Asic Soc Verification Hyderabad Telangana India
Micron Technology