ASIC Design Engineer

This role involves designing and developing comprehensive verification environments for ASIC blocks, sub-systems, and full-chips using SystemVerilog and UVM methodology. Engineers will define and deliver verification suites, perform gate-level simulations, and collaborate with design and software teams to ensure sign-off for tape-out. The position focuses on leveraging advanced scripting languages like Perl and Python to enhance verification infrastructure.