Design Engineer I

About this role

Responsibilities

• Support physical implementation of digital designs from RTL through GDSII
• Develop and maintain timing constraints for block-level and chip-level designs
• Perform static timing analysis to identify and resolve timing violations
• Collaborate with cross-functional teams to drive implementation closure
• Analyze timing reports and recommend design or constraint improvements