Astera Labs
Astera Labs is seeking a Principal Design Verification Engineer to lead functional verification of high-speed SerDes/PHY IP for AI infrastructure. The role involves architecting UVM-based verification environments, driving coverage closure, and collaborating with analog, digital, and SoC integration teams to ensure first-pass silicon success.
Headquarters
Santa Clara, California, United States
Company Size
201-500 employees
Founded
2017
Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Astera Labs.
60% above the average for this role
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago
AMS/DMS Verification Engineer
Saige Partners
Senior verification Engineer
Altera
Staff Engineer, Design Verification
marvellsemiconductor.com
Staff Design Verification Engineer
Analog Devices Inc.
Senior Analog/Mixed-Signal (AMS) Design Verification Engineer
Analog Devices Inc.
Staff Design Verification Engineer
Analog Devices Inc.