Hewlett Packard Enterprise
As a Principal Physical Design Engineer at Hewlett Packard Enterprise, you will drive methodology and automation for advanced ASIC designs using tools like Cadence Innovus and Synopsys Fusion Compiler. You will develop scalable place-and-route flows, partner with design teams to ensure high-quality silicon delivery, and optimize timing, area, and power integrity across complex chips. This role emphasizes deep expertise in RTL-to-GDS flows, scripting for automation, and cross-team collaboration to support next-generation technologies.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
51% above the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Senior Technical Architect - Physical Design
HCL Group
Senior Technical Architect - Physical Design
HCL Group
Senior Technical Architect - Physical Design
HCL Group
Senior Technical Architect - Physical Design
HCL Group
Sr Layout Engineer-DPG LPDDR
Micron Technology
Staff Engineer, Physical Design
marvellsemiconductor.com