Renesas 瑞萨电子
This role involves designing and developing advanced semiconductor package and interconnect methods for power SiP, flip-chip, and multi-chip module applications. The position requires collaborating with OSATs and reliability teams to optimize processes, qualify new technologies, and ensure smooth production transitions for high-performance computing and AI markets.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
16% below the average for this role
Advanced Packaging Process Engineer
Micron Technology
Process Integrator for Advanced Package Assembly for Heterogeneous Integration
ASTARPRD
Group Leader – Die Attach & Underfill
3dgsinc
Research Engineer / Senior Research Engineer
ASTARPRD
Senior Technical Lead - RF Front End Packaging
Qualcomm Incorporated
Senior ASIC Package Design Engineer
K2 Space