ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Altera
A STA Methodology Lead at Altera is a senior technical role focused on static timing analysis for advanced digital designs within the company's FPGA and SoC product portfolio. The position is based in San Jose, CA and supports Altera's mission to enable programmable logic innovation.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Principle/Staff STA Engineer
NXP Semiconductors
Staff Sta Engineer Taipei City Taipei City Taiwan
Micron Technology
Static Timing Analysis (STA) Engineer – (Lead or Senior)
Boeing
ASIC IP STA Engineer
Micron Technology
Staff Engineer: STA Methodology & Sign-off Lead
EnCharge AI
STA methodology engineer
NXP Semiconductors