Technical Leader DFT & STA

The Technical Leader DFT & STA at Cisco's Silicon One Team drives the development of innovative physical design methodologies and robust flows for advanced ASICs. This role focuses on defining timing constraints, validating SDCs, and collaborating with cross-functional teams to ensure accurate chip partition design. The position requires strong analytical skills and expertise in static timing analysis to support complex silicon architecture development.