ASIC Design Verification Engineer

The ASIC Design Verification Engineer role involves developing and verifying complex ASICs for Cisco's next-generation switching systems. The position requires expertise in SystemVerilog and UVM methodologies, along with collaboration across design, hardware, and software teams to ensure robust product integration. This role contributes to testbench development, emulation testing, and ASIC bring-up processes.