Cisco Systems, Inc.
The ASIC Engineering Technical Leader will drive the backend process for next-generation networking chips, overseeing the entire RTL to GDS implementation flow with a focus on performance and die size optimization. This role involves collaborating with cross-functional teams to improve physical design methodologies, automate workflows, and ensure timing closure and sign-off for complex multi-mode and multi-corner designs. The position requires extensive experience in ASIC physical implementation and advanced process technologies.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cisco Systems, Inc..
Cisco Systems, Inc. didn’t post a salary, so this is our estimate from similar listings.
ASIC Engineer || Physical Design, CAD Methodology || STA Setup, Convergence Methodology || Exp 4+ years
Cisco
Physical Design Intern
marvellsemiconductor.com
Staff/ Sr Staff/Principal Engineer, STA
Renesas 瑞萨电子
ASIC-PD Engineer
Coherent
Staff/ Sr Staff/Principal Engineer, STA
Renesas 瑞萨电子
ASIC-PD Engineer
NVIDIA