ASIC/SOC Verification Engineer

This role involves verifying internally developed RTL IP using third-party NVMe Verification IP and developing comprehensive verification test suites. The engineer will create block-level and system-level verification environments using SystemVerilog and UVM, while debugging test failures and ensuring functional coverage. Collaboration with cross-functional teams is essential to support innovative FPGA prototypes and assist in developing device drivers.