PLL Design Engineer

This role focuses on the design and verification of PLL cores for custom SerDes interface IP architecture, ensuring low jitter clocking for high-speed applications. The position requires extensive experience in high-speed clocking, PLL design, and post-layout verification, along with coordination with layout and modeling teams. Candidates must hold an advanced degree in a relevant engineering field with significant technical experience.