FiniteHR Consulting Pvt Ltd
The role involves performing static timing analysis (STA) for complex SoC designs, including synthesis, post‑layout timing closure, and development of I/O constraints for various industry protocols. The engineer will work with advanced technology nodes (28nm to 10nm), utilize EDA tools, and apply scripting skills for automation and verification tasks.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for FiniteHR Consulting Pvt Ltd.
FiniteHR Consulting Pvt Ltd didn’t post a salary, so this is our estimate from similar listings.
23% below the average for this role
Senior STA Engineer
Astera Labs
ASIC IP STA Engineer
Micron Technology
Implementation Timing Sta Design Engineer San Diego California United States Of America
Qualcomm Incorporated
Sr Staff Engineer, STA
Renesas 瑞萨电子
Staff Engineer, ASIC Design/Implementation - LEC/STA/Power Analysis
marvellsemiconductor.com
Synthesis & STA Engineer – High-Speed SerDes
Astera Labs