ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Qualcomm Incorporated
This role involves driving RTL-to-GDS synthesis and timing closure for high-performance AI/ML accelerators used in next-generation SoCs. The position requires collaboration with Architecture, RTL Design, STA, DFT, and Physical Design teams to deliver power-efficient silicon on advanced technology nodes. The ideal candidate will own synthesis flows, constraints, and automation for complex hierarchical designs while optimizing for PPA targets.
Headquarters
San Diego, California, United States
Company Size
10001+ employees
Founded
1985
Qualcomm is a global semiconductor and telecommunications company that designs wireless technologies and platform solutions, best known for its Snapdragon mobile SoCs, 5G modems, and RF front‑end components. The company focuses on high‑performance, low‑power computing and on‑device AI, as well as unrivaled connectivity to enable smartphones, automotive systems, XR, IoT, and edge applications. Qualcomm pairs chip design and system software with extensive patent licensing and a broad OEM/developer ecosystem to accelerate industry transformation through 5G, AI, and “intelligent computing everywhere.”
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Qualcomm Incorporated.
Qualcomm Incorporated didn’t post a salary, so this is our estimate from similar listings.
19% below the average for this role
Staff/Sr. Staff/Principal STA/Synthesis Engineer
Home | Ultra-Low-Power Infrastructure for the AI Era
Synthesis & STA Engineer – High-Speed SerDes
Astera Labs
Principal Engineer, ASIC/VLSI Synthesis and Design
marvellsemiconductor.com
Director, STA & PD Closure
Altera
Principal Silicon Engineer United States California Mountain View
Microsoft
Senior Physical Design and Timing Engineer
NVIDIA